

TENTATIVE

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

128 Mbit (16 M × 8 bit) CMOS NAND E<sup>2</sup>PROMDESCRIPTION

The TH58V128 device is a single 3.3 volt 128 M (138,412,032) bit NAND Electrically Erasable and Programmable Read Only Memory (NAND EEPROM) organized as 528 bytes × 32 pages × 1024 blocks. The device has a 528 byte static register which allows the program and read data to be transferred between the register and the memory cell array in 528 byte increments. The erase operation is implemented in a single block unit (16K bytes + 512 bytes : 528 bytes × 32 pages).

The TH58V128 is a serial type of memory device which utilizes the I/O pins for both address and data input/output as well as command inputs. The erase and program operations are automatically executed making the device most suitable for applications such as Solid State File Storage, Voice Recording, Image File Memory for still cameras and other systems which require large density, non-volatile memory data storage.

FEATURES

- Organization
  - Memory cell array      528 × 16 K × 8 × 2
  - Register                528 × 8
  - Page size                528 bytes
  - Block size               (16 K + 512) bytes
- Mod
  - Read
  - Reset, Auto page program
  - Auto block erase, Status read
- Mode control
  - Serial input/output
  - Command control
- Power supply
  - V<sub>CC</sub> = 3.3 V ± 0.3 V
- Access time
  - Cell array - Register      7 μs max
  - Serial Read Cycle        50 ns min
- Operating current
  - Read (80ns cycle)        10 mA typ
  - Program (ave.)            10 mA typ
  - Erase (ave.)              10 mA typ
  - Standby                    100 μA
- Package
  - TH58V128FT : TSOP II 44/40-P-400-0.80J
  - (Weight : 0.51g typ)

PIN ASSIGNMENT (TOP VIEW)

TH58V128FT			
V <sub>SS</sub>	1	44	V <sub>CC</sub>
CLE	2	43	CE
ALE	3	42	RE
WE	4	41	R/B
WP	5	40	OP
NC	6	39	NC
NC	7	38	NC
NC	8	37	NC
NC	9	36	NC
NC	10	35	NC
	11	34	
	12	33	
NC	13	32	NC
NC	14	31	NC
NC	15	30	NC
NC	16	29	NC
NC	17	28	NC
I/O 1	18	27	I/O 8
I/O 2	19	26	I/O 7
I/O 3	20	25	I/O 6
I/O 4	21	24	I/O 5
V <sub>SS</sub>	22	23	V <sub>CCQ</sub>


PIN ASSIGNMENT

I/O <sub>1</sub> to 8	I/O port
CE	Chip enable
WE	Write enable
RE	Read enable
CLE	Command latch enable
ALE	Address latch enable
WP	Write protect
R/B	Ready/Busy
OP	Option Pin
V <sub>CC</sub>	Power supply
V <sub>CCQ</sub>	Output Buffer Power supply
V <sub>SS</sub>	Ground

961001EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V <sub>CC</sub>	Power supply Voltage	- 0.6 to 4.6	V
V <sub>CCQ</sub>	Output Buffer Power Supply	- 0.6 to 6.0	V
V <sub>IN</sub>	Input Voltage	- 0.6 to 4.6	V
V <sub>I/O</sub>	Input / Output Voltage	- 0.6V to V <sub>CCQ</sub> + 0.3V(≦ 6.0V)	V
P <sub>D</sub>	Power Dissipation	0.3	W
T <sub>STG</sub>	Storage Temperature	- 55 to 150	°C
T <sub>OPR</sub>	Operating Temperature	0 to 70	°C

CAPACITANCE \*(Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
C <sub>IN</sub>	Input	V <sub>IN</sub> = 0 V	-	20	pF
C <sub>OUT</sub>	Output	V <sub>OUT</sub> = 0 V	-	20	pF

\* This parameter is periodically sampled and is not tested for every component.

## VALID BLOCKS (1)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
N <sub>VB</sub>	Valid Block Number	1004	1016	1024	Blocks

(1) The TH58V128 occasionally contains unusable blocks. Refer to Application Note (14) toward the end of this document.

## DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Power Supply Voltage	3.0	3.3	3.6	V
V <sub>CCQ</sub>	Output Buffer Power Supply	3.0	–	5.5	V
V <sub>IH</sub>	High Level Input Voltage	2.2	–	V <sub>CCQ</sub> + 0.3 *1	V
V <sub>IL</sub>	Low Level Input Voltage	–0.3 *2	–	0.8	V

\*1: OP: V<sub>CC</sub> + 0.3V

\*2: – 2 V (pulse width ≤ 20 ns)

## DC CHARACTERISTICS

(T<sub>a</sub> = 0° to 70 °C, V<sub>CC</sub> = 3.3 V ± 0.3 V, V<sub>CCQ</sub> = 3.0V to 5.5V)

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	–	–	± 10	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0.4 V to V <sub>CCQ</sub>	–	–	± 10	μA
I <sub>CCO1</sub>	Operating Current (Serial Read)	$\overline{CE}$ = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA, t <sub>cycle</sub> = 50 ns	–	10	30	mA
I <sub>CCO3</sub>	Operating Current (Command Input)	t <sub>cycle</sub> = 50 ns	–	10	30	mA
I <sub>CCO4</sub>	Operating Current (Data Input)	t <sub>cycle</sub> = 50 ns	–	10	30	mA
I <sub>CCO5</sub>	Operating Current (Address Input)	t <sub>cycle</sub> = 50 ns	–	10	30	mA
I <sub>CCO7</sub>	Programming Current	–	–	10	30	mA
I <sub>CCO8</sub>	Erasing Current	–	–	10	30	mA
I <sub>CCS1</sub>	Standby Current	$\overline{CE}$ = V <sub>IH</sub>	–	–	1	mA
I <sub>CCS2</sub>	Standby Current	$\overline{CE}$ = V <sub>CC</sub> – 0.2 V	–	–	100	μA
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = – 400 μA	2.4	–	–	V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 2.1 mA	–	–	0.4	V
I <sub>OL</sub> (R/ $\overline{B}$ )	Output Current of (R/ $\overline{B}$ ) Pin	V <sub>OL</sub> = 0.4 V	–	8	–	mA

## AC CHARACTERISTICS AND OPERATING CONDITIONS

(Ta = 0° to 70 °C, V<sub>CC</sub> = 3.3V ± 0.3V, V<sub>CCQ</sub> = 3.0 V to 5.5 V)

SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTE
t <sub>CLS</sub>	CLE Set-Up Time	0	–	ns	
t <sub>CLH</sub>	CLE Hold Time	10	–	ns	
t <sub>CS</sub>	$\overline{CE}$ Set-Up Time	0	–	ns	
t <sub>CH</sub>	$\overline{CE}$ Hold Time	10	–	ns	
t <sub>WP</sub>	Write Pulse Width	25	–	ns	
t <sub>ALS</sub>	ALE Set-Up Time	0	–	ns	
t <sub>ALH</sub>	ALE Hold Time	10	–	ns	
t <sub>DS</sub>	Data Set-Up Time	20	–	ns	
t <sub>DH</sub>	Data Hold Time	10	–	ns	
t <sub>WC</sub>	Write Cycle Time	50	–	ns	
t <sub>WH</sub>	$\overline{WE}$ High Hold Time	15	–	ns	
t <sub>WW</sub>	$\overline{WP}$ High to $\overline{WE}$ Low	100	–	ns	
t <sub>RR</sub>	Ready to $\overline{RE}$ Falling Edge	20	–	ns	
t <sub>RP</sub>	Read Pulse Width	35	–	ns	
t <sub>RC</sub>	Read Cycle Time	50	–	ns	
t <sub>REA</sub>	$\overline{RE}$ Access Time (Serial Data Access)	–	35	ns	
t <sub>CEH</sub>	$\overline{CE}$ High Time for the Last Address in Serial Read Cycle	100	–	ns	(3)
t <sub>REAI</sub>	$\overline{RE}$ Access Time (ID Read)	–	35	ns	
t <sub>OH</sub>	Data Output Hold Time	10	–	ns	
t <sub>RHZ</sub>	$\overline{RE}$ High to Output High Impedance	–	30	ns	
t <sub>CHZ</sub>	$\overline{CE}$ High to Output High Impedance	–	20	ns	
t <sub>REH</sub>	$\overline{RE}$ High Hold Time	15	–	ns	
t <sub>IR</sub>	Output High Impedance to $\overline{RE}$ Rising Edge	0	–	ns	
t <sub>RSTO</sub>	$\overline{RE}$ Access Time (Status Read)	–	35	ns	
t <sub>CSTO</sub>	$\overline{CE}$ Access Time (Status Read)	–	45	ns	
t <sub>RHW</sub>	$\overline{RE}$ High to $\overline{WE}$ Low	0	–	ns	
t <sub>WHC</sub>	$\overline{WE}$ High to $\overline{CE}$ Low	30	–	ns	
t <sub>WHR</sub>	$\overline{WE}$ High to $\overline{RE}$ Low	30	–	ns	
t <sub>AR1</sub>	ALE Low to $\overline{RE}$ Low (ID Read)	100	–	ns	
t <sub>CR</sub>	$\overline{CE}$ Low to $\overline{RE}$ Low (ID Read)	100	–	ns	
t <sub>R</sub>	Memory Cell Array to Starting Address	–	7	μs	
t <sub>WB</sub>	$\overline{WE}$ High to Busy	–	100	ns	
t <sub>AR2</sub>	ALE Low to $\overline{RE}$ Low (Read Cycle)	50	–	ns	
t <sub>RB</sub>	$\overline{RE}$ Last Clock Rising Edge to Busy (in Sequential Read)	–	100	ns	
t <sub>CRY</sub>	$\overline{CE}$ High to Ready (in Case of Interception by $\overline{CE}$ in Read Mode)	–	50 + t <sub>r</sub> (R/ $\overline{B}$ )	ns	(2)
t <sub>RST</sub>	Device Resetting Time (Read/Program/Erase)	–	6/10/500	μs	

## AC TEST CONDITIONS


Input level : 2.4 V / 0.4 V  
 Input comparison level : 1.5 V / 1.5 V  
 Output data comparison level : 1.5 V / 1.5 V  
 Output load : 1TTL & C<sub>L</sub> (100 pF)

(1) Transition time ( $t_T$ ) = 5 ns

(2)  $\overline{CE}$  High to Ready time depends on the pull-up resistor tied to the  $R/\overline{B}$  pin. (Refer to Application Note (7) toward the end of this document.)

(3) If the delay between  $\overline{RE}$  and  $\overline{CE}$  is less than 200 ns and  $t_{CEH}$  is greater than or equal to 100 ns, reading will stop.

If the  $\overline{RE}$ -to- $\overline{CE}$  delay is less than 30 ns, the device will not turn to the Busy state.





## PROGRAMMING AND ERASING CHARACTERISTICS



( $T_a = 0^\circ$  to  $70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ ,  $V_{CCQ} = 3.0\text{V}$  to  $5.5\text{V}$ )

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	NOTE
$t_{\text{PROG}}$	Average Programming Time		200	1000	$\mu\text{s}$	
N	Number of Programming Cycles on Same Page			10		(1)
$t_{\text{BERASE}}$	Block Erasing Time		2	20	ms	
P/E	Number of Program/Erase Cycles			$1 \times 10^6$		(2)


(1) Refer to Application Note (12) toward the end of this document.

(2) Refer to Application Note (15) toward the end of this document.


TIMING DIAGRAMSLatch Timing Diagram for Command/Address/DataCommand Input Cycle Timing Diagram

Address Input Cycle Timing DiagramData Input Cycle Timing Diagram

## Serial Read Cycle Timing Diagram



## Status Read Cycle Timing Diagram




\* 70H - 70 in HEX data


 :  $V_{IH}$  or  $V_{IL}$




### Read Cycle (1) Timing Diagram




### Read Cycle (1) Timing Diagram: Interrupted by $\overline{\text{CE}}$





## Read Cycle (2) Timing Diagram




## Read Cycle (3) Timing Diagram




Sequential Read (1) Timing DiagramSequential Read (2) Timing Diagram

## Sequential Read (3) Timing Diagram




Auto Program Operation Timing Diagram


:  $V_{IH}$  or  $V_{IL}$ 

: If data is being output, do not allow any input.

Auto Block Erase Timing Diagram

:  $V_{IH}$  or  $V_{IL}$ 

: If data is being output, do not allow any input.

ID Read Operation Timing Diagram

## PIN FUNCTIONS

The device is a serial access memory which utilizes time-sharing input of address information. The device pin-outs are configured as shown in Figure 1.

### Command Latch Enable: $\overline{\text{CLE}}$

The  $\overline{\text{CLE}}$  input signal is used to control the acquisition of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the  $\overline{\text{WE}}$  signal while  $\overline{\text{CLE}}$  is high.

### Address Latch Enable: $\overline{\text{ALE}}$

The  $\overline{\text{ALE}}$  signal is used to control the acquisition of either address information or input data into the internal address/data resistor. Address information is latched on the rising edge of  $\overline{\text{WE}}$  if  $\overline{\text{ALE}}$  is high. Input data is latched if  $\overline{\text{ALE}}$  is low.

### Chip Enable: $\overline{\text{CE}}$

The device goes into a low power standby mode during a Read operation when  $\overline{\text{CE}}$  goes high. The  $\overline{\text{CE}}$  signal is ignored when the device is in the Busy state ( $\text{R}/\overline{\text{B}} = \text{L}$ ), such as during a Program or Erase operation, and will not go into Standby mode even if a  $\overline{\text{CE}}$  goes high input. The  $\overline{\text{CE}}$  pin must stay low during the Read mode Busy state to ensure that memory signal array data is correctly transferred to the data register.

### Write Enable: $\overline{\text{WE}}$

The  $\overline{\text{WE}}$  signal is used to control the acquisition of data from the I/O port.

### Read Enable: $\overline{\text{RE}}$

The  $\overline{\text{RE}}$  signal controls serial data output. Data is available  $t_{\text{REA}}$  after the falling edge of  $\overline{\text{RE}}$ . The internal column address counter is also incremented (Address + 1) on this falling edge.

### I/O Port: I/O 1 to 8

The I/O 1 to 8 pins are used as the port for transferring address, command and input/output data to or from the device.

### Write Protect: $\overline{\text{WP}}$

The  $\overline{\text{WP}}$  signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when  $\overline{\text{WP}}$  is low. This signal is usually used for protecting the data during the power on/off sequence when input signals are invalid.

### Ready/Busy: $\text{R}/\overline{\text{B}}$

The  $\text{R}/\overline{\text{B}}$  output signal is used to indicate the operating condition of the device. The  $\text{R}/\overline{\text{B}}$  signal is in the Busy state ( $\text{R}/\overline{\text{B}} = \text{L}$ ) during the Program, Erase or Read operations and will return to Ready state ( $\text{R}/\overline{\text{B}} = \text{H}$ ) after completion of the operation. The output buffer for this signal is an open drain.

### Option Pin: $\overline{\text{OP}}$

The  $\overline{\text{OP}}$  signal is used to change the page size. The device is in 528 byte/page mode when  $\overline{\text{OP}} = \text{GND}$ , and 512 byte/page mode when  $\overline{\text{OP}} = \text{V}_{\text{CC}}$ .




Figure 1. Pinout

### Schematic Cell Layout and Address Assignment

The Program operation is implemented in a page units while the Erase operation is carried out in block units.




Figure 2. Schematic Cell Layout

A page consists of 528 bytes in which 512 bytes are for main memory and 16 bytes are for redundancy or other uses.

1 Page = 528 bytes

1 Block = 528 bytes × 32 pages = (16 K + 512) bytes

Total Device Density = 528 bytes × 32 pages × 1024 blocks

The address is acquired through the I/O port over three consecutive clock cycles, as shown in Table 1.

Table 1. Addressing

	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	I/O 8
First cycle	A0	A1	A2	A3	A4	A5	A6	A7
Second cycle	A9	A10	A11	A12	A13	A14	A15	A16
Third cycle	A17	A18	A19	A20	A21	A22	A23	* L

A0 to A7 : column address  
 A9 to A23 : page address  
 (A14 to A23: block address  
 A9 to A13 : NAND address in block)

\*: A8 is automatically set to "Low" or "High" by the "00H" command or a "01H" command in device inside.

\*: I/O 7 to 8 must be set low in the third cycle.

### Operation Mode: Logic and Command Tables

The operation modes such as Program, Erase, Read and Reset are controlled by the eleven different command operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE, ALE,  $\overline{\text{CE}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{RE}}$  and  $\overline{\text{WP}}$  signals, as shown in Table 2.

Table 2. Logic Table

	CLE	ALE	$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{RE}}$	$\overline{\text{WP}}$
Command Input	H	L	L		H	*
Data Input	L	L	L		H	*
Address Input	L	H	L		H	*
Serial Data Output	L	L	L	H		*
During Programming (Busy)	*	*	*	*	*	H
During Erasing (Busy)	*	*	*	*	*	H
Program, Erase Inhibit	*	*	*	*	*	L


H:  $V_{IH}$ , L:  $V_{IL}$ , \*:  $V_{IH}$  or  $V_{IL}$



Table 3. Command table (HEX data)

	FIRST CYCLE	SECOND CYCLE	ACCEPTABLE COMMAND WHILE BUSY
Serial Data Input	80	—	
Read Mode (1)	00	—	
Read Mode (2)	01	—	
Read Mode (3)	50	—	
Reset	FF	—	○
Auto Program	10	—	
Auto Block Erase	60	D0	
Status Read	70	—	○
ID Read	90	—	

Bit assignment of HEX data  
(Example)



Once the device is set to Read mode by the "00H", "01H" or "50H" command, additional Read commands are not needed for sequential page Read operations. Table 4 shows the operation states for Read mode.

Table 4. Read mode operation states


	CLE	ALE	$\overline{CE}$	$\overline{WE}$	$\overline{RE}$	I/O 1 TO I/O 8	POWER
Output Select	L	L	L	H	L	Data output	Active
Output Deselect	L	L	L	H	H	High impedance	Active
Standby	L	L	H	H	*	High impedance	Standby

H:  $V_{IH}$  L:  $V_{IL}$  \*:  $V_{IH}$  or  $V_{IL}$


## DEVICE OPERATION

### Read Mode (1)

Read mode (1) is set by issuing a '00H' command to the command register. Refer to Figure 3 below for timing details and block diagram.




### Read Mode (2)




Read Mode (3)

Read mode (3) has the same timing as Read modes (1) and (2) but is used to access information in the extra 16-byte redundancy area of the page. The starting pointer is therefore assigned between bytes 512 and 527.

Sequential Read (1)(2)(3)

This mode allows the sequential reading of pages without additional address input.



Sequential Read modes (1) and (2) output addresses 0 to 527 as shown above while Sequential Read mode (3) outputs the redundant address locations only.

When the page address reach the next block address, read commands ("00H" / "01H" / "50H") input and address input are needed.

### Status Read

The device automatically implements the execution and verification of the Program and Erase operations. The Status Read function is used to monitor the Ready/Busy status of the device, determine the pass/fail result of a Program or Erase operation, and determine if the device is in Suspend or Protect mode. The device status is output through the I/O port using the  $\overline{RE}$  clock after a "70H" command input. The resulting information is outlined in Table 5.

Table 5. Status output table

	STATUS	OUTPUT	
I/O 1	Pass / Fail	Pass : '0'	Fail : '1'
I/O 2	Not used	'0'	
I/O 3	Not used	'0'	
I/O 4	Not used	'0'	
I/O 5	Not used	'0'	
I/O 6	Not used	'0'	
I/O 7	Ready / Busy	Ready : '1'	Busy : '0'
I/O 8	Write protect	Protect : '0'	Not Protect : '1'

The Pass/Fail status on I/O1 is only valid when the device is in the Ready state.

An application example with multiple devices is shown in Figure 6.




Figure 6. Status read timing application example

**SYSTEM DESIGN NOTE :** If the  $\overline{R/B}$  pin signals of multiple devices are common-wired as shown in the diagram, the Status Read Function can be used to determine the status of each individually selected

### Auto Page Program

The device implements the Automatic Page Program operation after receiving a "10H" Program command after the address and data have been input. The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.)





Figure 7. Auto Page Program operation

### Auto Block Erase

The Auto Block Erase operation starts on the rising edge of  $\overline{WE}$  after the Erase Execution command "D0H" which follows the Erase Set-Up command "60H". This two-cycle process for Erase operations acts as an extra layer of protection from accidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations.



## Reset


The Reset mode stops all operations. For example, in the case of a Program or Erase operation the regulated voltage is discharged to 0 volts and the device will go into Wait state. The address and data registers are set as follows after a Reset:

- Address Register : All "0"
- Data Register : All "0"
- Operation Mode : Wait State

The response after an "FFH" Reset command is input during each operation is as follows:


① If the Reset (FFH) command is input during programming :

Figure 8.




② If the Reset (FFH) command is input during erasing :

Figure 9.




③ If the reset (FFH) command is input during a Read operation :

Figure 10.




⑤ If the Status Read command (70H) is input after a Reset :

Figure 11.



⑥ If the Reset command is input in succession :

Figure 12.



ID Read

The TH58V128 contains ID codes to identify the device type and the manufacturer. The ID codes are read out using the following timing conditions:




Figure 13. ID read timing

Table 6. Code table

	I/O 8	I/O 7	I/O 6	I/O 5	I/O 4	I/O 3	I/O 2	I/O 1	HEX DATA
Maker code	1	0	0	1	1	0	0	0	98H
Device code	0	1	1	1	0	0	1	1	73H

For the access time of  $t_{READ}$ ,  $t_{CR}$  and  $t_{AR1}$  (refer to the AC Characteristics.)

## APPLICATION NOTES AND COMMENTS

## (1) Prohibition of unspecified commands

The operation commands are listed in Table 3. Data input as a command other than the specified commands in Table 3 is prohibited. Stored data may be corrupted if an unspecified command is entered during the command cycle.

## (2) Restriction of command while Busy state

During Busy state command input other than "70H" and "FF" command input is prohibited.

## (3) Pointer control for '00H', '01H', '50H'

The device has three read modes which set the destination of the pointer. Table 7 shows the destination of the pointer, and figure 20 shows the block diagram of their operations.

Table 7. Pointer Destination

READ MODE	COMMAND	POINTER
(1)	00H	0 to 255
(2)	01H	256 to 511
(3)	50H	512 to 527





Figure 14. Pointer control

The pointer is set to region 'A' by the '00H' command, to region 'B' by the '01' command, and to region 'C' by the '50H' command.

(Example)

The '00H' command needs to be input to set the pointer back to region 'A' when the pointer points to region 'C'.



For programming into region 'C' only, set the start point to region 'C' with the '50H' command.




Figure 15. Example of Pointer Setting



## (4) Acceptable commands after serial input command '80H'

Once the serial input command ('80H') is input, do not input any command other than the program execution command ('10H') or the reset command ('FFH').





Figure 16.

If a command other than '10H' or 'FFH' is input, the program operation is not performed.



## (5) Status read during the read operation




Figure 17.

The device status can be read out by inputting the status read command '70H' during the read mode. Once the device is set to the status read mode after '70H' command input, the device does not return to the read mode.

Therefore, a status read during the read operation is prohibited.

However, when the read command '00H' is input during [A], the status mode is reset, and the device returns to the read mode. In this case, the data output starts from address N without address input.

## (6) Auto program failure




Figure 18.

When the programming result for page address M is 'Fail', try to program the page to address N in another block. Because the previous input data is lost, the same sequence of '80H' command, address and data input is necessary.

(7)  $R/\bar{B}$  : Termination for the Ready/Busy pin ( $R/\bar{B}$ )

A pull-up resistor needs to be used for termination because the  $R/\bar{B}$  buffer consists of an open drain circuit.





Figure 19.

This data may vary by device.  
We recommend that you use this data as a reference when selecting a resistor value.



## (8) Status after Power On

Although the device is set to the read mode after power - up, the following sequence is needed because each input signal may not be stable at power on.




Figure 20.

## (9) Power On/Off Sequence :

The  $\overline{WP}$  signal is useful for protecting against data corruption at power on/off. The following timing is necessary :








Figure 21. Power On/Off Sequence

(10) Setup for  $\overline{WP}$  Signal


The erase and program operations are compulsively reset when  $\overline{WP}$  goes low. The following conditions must be met:

ProgramProgram ProhibitionEraseErase Prohibition

(11) In the case that 4 address cycles are input

Although the device may acquire the fourth address, it is ignored inside the chip.

#### Read operation



Internal read operation starts when  $\overline{WE}$  in the third cycle goes high.

Figure 22.

#### Program operation




Figure 23.

## (12) Divided program in the same page (Partial page program)

The device allows a page to be divided into 10 segments (maximum) with each page segment programmed individually as follows:

The first programming



The second programming



The third programming



Result




Figure 24.

Note: The input data for unprogrammed or previously programmed page segments must be '1'.  
(i.e. Mask all page bytes outside the segment to be programmed with '1' data.)

(13) Notification for  $\overline{RE}$  Signal

The internal column address counter is incremented synchronously with the  $\overline{RE}$  clock in the read mode. Therefore, once the device is set into the read mode by the '00H', '01H' or '50H' command, the internal column address counter is incremented by the  $\overline{RE}$  clock independent of (before or after) the address input. Assuming that the  $\overline{RE}$  clocks are inputted before address input and the pointer reaches the last column address, internal read operation (array  $\rightarrow$  register) will occur and the device will be in the busy state. (Refer to Figure 25)




Figure 25.

Therefore,  $\overline{RE}$  clocks must occur after the address input.

## (14) Invalid block (bad block)

The device contains unusable blocks. Therefore, the following issues must be recognized:




Figure. 26

Check if the device has any bad blocks after device installation into the system. Do not try to access bad blocks. A bad block does not affect the performance of good blocks because it is isolated from the bit line by the select gate.

The number of valid blocks is as follows:

	MIN	TYP	MAX	UNIT
Valid (Good) Block Number	1004	1016	1024	Block

Figure 28 shows the bad block test flow.

## (15) Failure Phenomena for Program and Erase Operations.

The device may fail during program or erase operation.

The following possible failure modes should be considered when implementing a highly reliable system.

FAILURE MODE		DETECTION AND COUNTERMEASURE SEQUENCE
Block	Erase Failure	Status Read after Erase → Block Replacement
Page	Program Failure	Status Read after Prog. → Block Replacement
Single Bit*	Program Failure '1' → '0'	(1) Block Verify after Prog. → Retry
		(2) ECC

\* : (1) or (2)

- ECC : Error Correcting code → Hamming Code etc.  
Example : 1 bit correction & 2 bit detection.
- Block Replacement


Program

Figure. 27

When an error happens in Block A, try to reprogram the data into another (Block B) by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a 'bad block' table or another appropriate scheme.)

Erase

When an error occurs for an erase operation, prevent future accesses to this bad block (again by creating a table within the system or other appropriate scheme).

BAD BLOCK TEST FLOW

C : Checker board pattern  
 $\bar{C}$  : Invert checker board pattern  
 Blank check : 1 Block read (FFH)






Figure 28.

PACKAGE DIMENSIONS

TSOP II 44/40-P-400-0.80J

UNITS: mm



Weight : 0.51g (Typ.)