



## 3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD

## IDT74ALVCH374 ADVANCE INFORMATION

### FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.65mm pitch SSOP,  
0.635mm pitch QSOP, 0.65mm TSSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range
- $V_{CC} = 2.7V$  to  $3.6V$ , Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels (0.4μW typ. static)
- Rail-to-Rail output swing for increased noise margin

### Drive Features for ALVCH374:

- High Output Drivers:  $\pm 24mA$
- Suitable for heavy loads

### APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

### DESCRIPTION:


This octal positive edge-triggered D-type flip-flop is built using advanced dual metal CMOS technology. The ALVCH374 device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.  $\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The ALVCH374 has been designed with a  $\pm 24mA$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH374 has a "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

### Functional Block Diagram



## PIN CONFIGURATION



## PIN DESCRIPTION

| Pin Names       | Description                              |
|-----------------|------------------------------------------|
| $\overline{OE}$ | 3-State Output Enable Input (Active LOW) |
| CLK             | Clock Input                              |
| xD              | Data Inputs <sup>(1)</sup>               |
| xQ              | 3-State Outputs                          |

### NOTE :

- These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

## ABSOLUTE MAXIMUM RATING<sup>(1)</sup>

| Symbol           | Description                                           | Max.                   | Unit |
|------------------|-------------------------------------------------------|------------------------|------|
| $V_{TERM}^{(2)}$ | Terminal Voltage with Respect to GND                  | - 0.5 to + 4.6         | V    |
| $V_{TERM}^{(3)}$ | Terminal Voltage with Respect to GND                  | -0.5 to $V_{CC} + 0.5$ | V    |
| TSTG             | Storage Temperature                                   | - 65 to + 150          | °C   |
| IOUT             | DC Output Current                                     | - 50 to + 50           | mA   |
| I <sub>IK</sub>  | Continuous Clamp Current, $V_I < 0$ or $V_I > V_{CC}$ | ± 50                   | mA   |
| I <sub>OK</sub>  | Continuous Clamp Current, $V_O < 0$                   | - 50                   | mA   |
| I <sub>CC</sub>  | Continuous Current through each $V_{CC}$ or GND       | ±100                   | mA   |

ALVC Link

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- $V_{CC}$  terminals.
- All terminals except  $V_{CC}$ .

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

| Symbol           | Parameter <sup>(1)</sup> | Conditions     | Typ. | Max. | Unit |
|------------------|--------------------------|----------------|------|------|------|
| C <sub>IN</sub>  | Input Capacitance        | $V_{IN} = 0V$  | 5    | 7    | pF   |
| C <sub>OUT</sub> | Output Capacitance       | $V_{OUT} = 0V$ | 7    | 9    | pF   |
| C <sub>I/O</sub> | I/O Port Capacitance     | $V_{IN} = 0V$  | 7    | 9    | pF   |

ALVC Link

### NOTE:

- As applicable to the device type.

## FUNCTION TABLE (each flip=flop) <sup>(1)</sup>

| Inputs          |        |    | Output |
|-----------------|--------|----|--------|
| $\overline{OE}$ | CLK    | xD | xQ     |
| L               | ↑      | H  | H      |
| L               | ↑      | L  | L      |
| L               | H or L | X  | $Q_0$  |
| H               | X      | X  | Z      |

### NOTE :

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance  
↑ = LOW-to-HIGH Transition  
 $Q_0$  = Level of Q before the indicated steady-state input conditions were established.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

| Symbol                              | Parameter                                              | Test Conditions                                                                   |                    | Min. | Typ. <sup>(1)</sup> | Max.     | Unit          |
|-------------------------------------|--------------------------------------------------------|-----------------------------------------------------------------------------------|--------------------|------|---------------------|----------|---------------|
| $V_{IH}$                            | Input HIGH Voltage Level                               | $V_{CC} = 2.3\text{V}$ to $2.7\text{V}$                                           |                    | 1.7  | —                   | —        | V             |
|                                     |                                                        | $V_{CC} = 2.7\text{V}$ to $3.6\text{V}$                                           |                    | 2    | —                   | —        |               |
| $V_{IL}$                            | Input LOW Voltage Level                                | $V_{CC} = 2.3\text{V}$ to $2.7\text{V}$                                           |                    | —    | —                   | 0.7      | V             |
|                                     |                                                        | $V_{CC} = 2.7\text{V}$ to $3.6\text{V}$                                           |                    | —    | —                   | 0.8      |               |
| $I_{IH}$                            | Input HIGH Current                                     | $V_{CC} = 3.6\text{V}$                                                            | $V_I = V_{CC}$     | —    | —                   | $\pm 5$  | $\mu\text{A}$ |
| $I_{IL}$                            | Input LOW Current                                      | $V_{CC} = 3.6\text{V}$                                                            | $V_I = \text{GND}$ | —    | —                   | $\pm 5$  |               |
| $I_{OZH}$                           | High Impedance Output Current<br>(3-State Output pins) | $V_{CC} = 3.6\text{V}$                                                            | $V_O = V_{CC}$     | —    | —                   | $\pm 10$ | $\mu\text{A}$ |
| $I_{OZL}$                           |                                                        |                                                                                   | $V_O = \text{GND}$ | —    | —                   | $\pm 10$ | $\mu\text{A}$ |
| $V_{IK}$                            | Clamp Diode Voltage                                    | $V_{CC} = 2.3\text{V}$ , $I_{IN} = -18\text{mA}$                                  |                    | —    | -0.7                | -1.2     | V             |
| $V_H$                               | Input Hysteresis                                       | $V_{CC} = 3.3\text{V}$                                                            |                    | —    | 100                 | —        | mV            |
| $I_{CCL}$<br>$I_{CCH}$<br>$I_{CCZ}$ | Quiescent Power Supply Current                         | $V_{CC} = 3.6\text{V}$<br>$V_{IN} = \text{GND}$ or $V_{CC}$                       |                    | —    | 0.1                 | 10       | $\mu\text{A}$ |
| $\Delta I_{CC}$                     | Quiescent Power Supply Current Variation               | One input at $V_{CC} - 0.6\text{V}$ ,<br>other inputs at $V_{CC}$ or $\text{GND}$ |                    | —    | —                   | 750      | $\mu\text{A}$ |

### NOTE:

1. Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^{\circ}\text{C}$  ambient.

ALVC Link

## BUS-HOLD CHARACTERISTICS

| Symbol                   | Parameter <sup>(1)</sup>         | Test Conditions        |                            | Min. | Typ. <sup>(2)</sup> | Max.      | Unit          |
|--------------------------|----------------------------------|------------------------|----------------------------|------|---------------------|-----------|---------------|
| $I_{BHH}$<br>$I_{BHL}$   | Bus-Hold Input Sustain Current   | $V_{CC} = 3.0\text{V}$ | $V_I = 2.0\text{V}$        | -75  | —                   | —         | $\mu\text{A}$ |
|                          |                                  |                        | $V_I = 0.8\text{V}$        | 75   | —                   | —         |               |
| $I_{BHH}$<br>$I_{BHL}$   | Bus-Hold Input Sustain Current   | $V_{CC} = 2.3\text{V}$ | $V_I = 1.7\text{V}$        | -45  | —                   | —         | $\mu\text{A}$ |
|                          |                                  |                        | $V_I = 0.7\text{V}$        | 45   | —                   | —         |               |
| $I_{BHNO}$<br>$I_{BHLO}$ | Bus-Hold Input Overdrive Current | $V_{CC} = 3.6\text{V}$ | $V_I = 0$ to $3.6\text{V}$ | —    | —                   | $\pm 500$ | $\mu\text{A}$ |

### NOTES:

1. Pins with Bus-hold are identified in the pin description.

2. Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^{\circ}\text{C}$  ambient.

ALVC Link

## OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter           | Test Conditions <sup>(1)</sup> |               | Min.      | Max. | Unit |
|--------|---------------------|--------------------------------|---------------|-----------|------|------|
| VOH    | Output HIGH Voltage | VCC = 2.3V to 3.6V             | IOH = – 0.1mA | VCC – 0.2 | —    | V    |
|        |                     | VCC = 2.3V                     | IOH = – 6mA   | 2         | —    |      |
|        |                     | VCC = 2.3V                     | IOH = – 12mA  | 1.7       | —    |      |
|        |                     | VCC = 2.7V                     |               | 2.2       | —    |      |
|        |                     | VCC = 3.0V                     |               | 2.4       | —    |      |
|        |                     | VCC = 3.0V                     | IOH = – 24mA  | 2         | —    |      |
| VOL    | Output LOW Voltage  | VCC = 2.3V to 3.6V             | IOL = 0.1mA   | —         | 0.2  | V    |
|        |                     | VCC = 2.3V                     | IOL = 6mA     | —         | 0.4  |      |
|        |                     |                                | IOL = 12mA    | —         | 0.7  |      |
|        |                     | VCC = 2.7V                     | IOL = 12mA    | —         | 0.4  |      |
|        |                     | VCC = 3.0V                     | IOL = 24mA    | —         | 0.55 |      |

### NOTE:

ALVC Link

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = – 40°C to + 85°C.

## OPERATING CHARACTERISTICS, TA = 25°C

| Symbol | Parameter                                         | Test Conditions     | VCC = 2.5V ± 0.2V | VCC = 3.3V ± 0.3V | Unit |
|--------|---------------------------------------------------|---------------------|-------------------|-------------------|------|
|        |                                                   |                     | Typical           | Typical           |      |
| CPD    | Power Dissipation Capacitance<br>Outputs enabled  | CL = 0pF, f = 10Mhz |                   |                   | pF   |
| CPD    | Power Dissipation Capacitance<br>Outputs disabled |                     |                   |                   | pF   |

## SWITCHING CHARACTERISTICS<sup>(1)</sup>

| Symbol       | Parameter                       | VCC = 2.5V ± 0.2V |      | VCC = 2.7V |      | VCC = 3.3V ± 0.3V |      | Unit |
|--------------|---------------------------------|-------------------|------|------------|------|-------------------|------|------|
|              |                                 | Min.              | Max. | Min.       | Max. | Min.              | Max. |      |
| tPLH<br>tPHL | Propagation Delay<br>CLK to xQ  | —                 | 8    | —          | 7    | 2.2               | 6    | ns   |
| tPZH<br>tPZL | Output Enable Time<br>OE to xQ  | —                 | 8.5  | —          | 7.5  | 1.5               | 6.5  | ns   |
| tPHZ<br>tPLZ | Output Disable Time<br>OE to xQ | —                 | 9.5  | —          | 6.5  | 1.5               | 5.5  | ns   |
| tw           | Pulse Duration, CLK HIGH or LOW | 3.3               | —    | 3.3        | —    | 3.3               | —    | ns   |
| tsu          | Setup Time, data before CLK↑    | 2                 | —    | 2          | —    | 2                 | —    | ns   |
| th           | Hold Time, data after CLK↑      | 1.5               | —    | 1.5        | —    | 1.5               | —    | ns   |
| tsk(o)       | Output Skew <sup>(2)</sup>      | —                 | —    | —          | —    | —                 | 500  | ps   |

### NOTES:

1. See test circuits and waveforms. TA = – 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

| Symbol            | V <sub>CC</sub> (1)= 3.3V ±0.3V | V <sub>CC</sub> (1)= 2.7V | V <sub>CC</sub> (2)= 2.5V ±0.2V | Unit |
|-------------------|---------------------------------|---------------------------|---------------------------------|------|
| V <sub>LOAD</sub> | 6                               | 6                         | 2 x V <sub>CC</sub>             | V    |
| V <sub>IH</sub>   | 2.7                             | 2.7                       | V <sub>CC</sub>                 | V    |
| V <sub>T</sub>    | 1.5                             | 1.5                       | V <sub>CC</sub> / 2             | V    |
| V <sub>LZ</sub>   | 300                             | 300                       | 150                             | mV   |
| V <sub>HZ</sub>   | 300                             | 300                       | 150                             | mV   |
| C <sub>L</sub>    | 50                              | 50                        | 30                              | pF   |

ALVC Link

### TEST CIRCUITS FOR ALL OUTPUTS



ALVC Link

#### DEFINITIONS:

C<sub>L</sub> = Load capacitance: includes jig and probe capacitance.  
R<sub>T</sub> = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2.5ns; t<sub>R</sub> ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2ns; t<sub>R</sub> ≤ 2ns.

### SWITCH POSITION

| Test                                    | Switch            |
|-----------------------------------------|-------------------|
| Open Drain<br>Disable Low<br>Enable Low | V <sub>LOAD</sub> |
| Disable High<br>Enable High             | GND               |
| All Other tests                         | Open              |

ALVC Link

### OUTPUT SKEW - t<sub>SK</sub> (x)




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

ALVC Link

#### NOTES:


1. For t<sub>SK</sub>(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t<sub>SK</sub>(b) OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY




ALVC Link

### ENABLE AND DISABLE TIMES




ALVC Link

### SET-UP, HOLD, AND RELEASE TIMES



ALVC Link

### PULSE WIDTH



ALVC Link

## ORDERING INFORMATION

| IDT | XX          | ALVC     | X | XXX         | XX      |                                                                                        |
|-----|-------------|----------|---|-------------|---------|----------------------------------------------------------------------------------------|
|     | Temp. Range | Bus-Hold |   | Device Type | Package |                                                                                        |
|     |             |          |   |             |         | SO Small Outline IC (SO20-2)                                                           |
|     |             |          |   |             |         | PY Shrink Small Outline Package (SO20-7)                                               |
|     |             |          |   |             |         | Q Quarter-size Small Outline Package (SO20-8)                                          |
|     |             |          |   |             |         | PG Thin Shrink Small Outline Package (SO20-9)                                          |
|     |             |          |   | 374         |         | Octal Positive Edge-Triggered D-Type Flip-Flop with 3-State Outputs, $\pm 24\text{mA}$ |
|     |             |          |   | H           |         | Bus-Hold                                                                               |
|     |             |          |   | 74          |         | $-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$                                         |



**CORPORATE HEADQUARTERS**  
 2975 Stender Way  
 Santa Clara, CA 95054

**for SALES:**  
 800-345-7015 or 408-727-6116  
 fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.