

# 3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD

## IDT74ALVCHR162269A

#### **FEATURES:**

- 0.5 MICRON CMOS Technology
- Typical tsk(0) (Output Skew) < 250ps</li>
- ESD > 2000V per MIL-STD-883, Method 3015;
  > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP, and 0.40mm pitch TVSOP packages
- Extended commercial range of 40°C to + 85°C
- $Vcc = 3.3V \pm 0.3V$ , Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- Vcc = 2.5V  $\pm$  0.2V
- CMOS power levels (0.4 µ W typ. static)
- Rail-to-Rail output swing for increased noise margin

#### Drive Features for ALVCHR162269A:

- Balanced Output Drivers: ±12mA
- Lowswitching noise

#### **APPLICATIONS:**

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

#### **DESCRIPTION:**


This 12-bit to 24-bit registered bus exchanger is used in applications in which two separate ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable ( $\overline{\text{CLKENA}}$ ) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B-port. For data transfer in the B-to-A direction, a single storage register is provided. The select  $\overline{\text{SEL}}$  line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables ( $\overline{\text{OEA}}$ ,  $\overline{\text{OEB1}}$  and  $\overline{\text{OEB2}}$ ).

The ALVCHR162269A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive  $\pm 12$ mA at the designated threshold levels.

The ALVCHR162269A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.


# **Functional Block Diagram**



**EXTENDED COMMERCIAL TEMPERATURE RANGE** 

**MARCH 1999** 

## **PIN CONFIGURATION**



SSOP/ TSSOP/TVSOP TOP VIEW

## **ABSOLUTE MAXIMUM RATING (1)**

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage	- 0.5 to + 4.6	V
	with Respect to GND		
VTERM(3)	Terminal Voltage	– 0.5 to	V
	with Respect to GND	Vcc + 0.5	
Tstg	Storage Temperature	- 65 to + 150	°C
lout	DC Output Current	- 50 to + 50	mA
lıĸ	Continuous Clamp Current,	± 50	mA
	$V_I < 0$ or $V_I > V_{CC}$		
Іок	Continuous Clamp Current, Vo < 0	- 50	mA
Icc	Continuous Current through	±100	mA
Iss	each Vcc or GND		NEWAZE

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. All terminals except Vcc.

# **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0V	5	7	pF
Соит	Output Capacitance	Vout = 0V	7	9	pF
CI/O	I/O Port Capacitance	VIN = 0V	7	9	pF

NOTE:

1. As applicable to the device type.

NEW16linl

## **PIN DESCRIPTION**

Pin Names	I/O	Description
Ax(1:12)	I/O	Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus. (1)
1Bx(1:12)	I/O	Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory. (1)
2BX(1:12)	I/O	Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory. (1)
CLK	-	Clock Input
CLKENA1	_	Clock Enable Input for the A-1B register. If CLKENA1 is LOW during the rising edge of CLK, data will be clocked into register A-1B (Active LOW).
CLKENA2	_	Clock Enable Input for the A-2B register. If CLKENA2 is LOW during the rising edge of CLK, data will be clocked into register A-2B (Active LOW).
SEL	_	1B or 2B Port Selection. When HIGH during the rising edge of CLK, SEL enables data transfer from 1B port to A port. When LOW during the rising edge of CLK, SEL enables data transfer from 2B port to A port.
ŌĒĀ	I	Synchronous Output Enable for A port (Active LOW)
OEB1	ı	Synchronous Output Enable for 1B port (Active LOW)
OEB2	I	Synchronous Output Enable for 2B port (Active LOW)

#### NOTE:

## **FUNCTION TABLES**(1)

## **OUTPUT ENABLE**

Inputs			Outputs		
CLK	OEA	<del>OEBx</del>	Ax	1Bx, 2Bx	
<b>↑</b>	Н	Н	Z	Z	
<b>↑</b>	Н	L	Z	Active	
<b>↑</b>	L	Н	Active	Z	
$\uparrow$	L	L	Active	Active	

# A-TO-B STORAGE (OEB = L)

	Out	puts			
CLKENA <sub>1</sub>	CLKENA <sub>2</sub>	CLK	Ax	1Вх	2Bx
Н	Н	Χ	Χ	1B <sub>0</sub> <sup>(2)</sup>	2B <sub>0</sub> <sup>(2)</sup>
L	Χ	<b>↑</b>	L	L	Χ
L	Χ	<b>↑</b>	Н	Н	Χ
Χ	Ш	$\uparrow$	Ш	Χ	L
Х	L	<b>↑</b>	Н	Χ	Н

B-TO-A STORAGE  $(\overline{OEA} = L)$ 

	Inputs							
CLK	SEL	1Вх	2 <b>B</b> x	Ax				
Χ	Н	Х	Х	A <sub>0</sub> <sup>(2)</sup>				
Х	L	Х	Х	A <sub>0</sub> <sup>(2)</sup>				
1	Н	L	Х	L				
1	Н	Н	Х	Н				
1	L	Х	Ĺ	Ĺ				
<b>↑</b>	L	Χ	Н	Н				

#### NOTES:

- 1. H = HIGH Voltage Level
  - L = LOW Voltage Level
  - X = Don't Care
  - Z = High-Impedance
  - ↑ = LOW-to-HIGH Transition
- 2. Output level before the indicated steady-state input conditions were established.

<sup>1.</sup> These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = - 40°C to +85°C

Symbol	Parameter	Test Co	Test Conditions			Max.	Unit
ViH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V	Vcc = 2.7V to 3.6V		_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
IH	Input HIGH Current	Vcc = 3.6V	VI = VCC	_	_	± 5	μA
IL	Input LOW Current	Vcc = 3.6V	VI = GND	_	_	± 5	
OZH	High Impedance Output Current	Vcc = 3.6V	Vo = Vcc	_	_	± 10	μA
OZL	(3-State Output pins)		Vo = GND	_	_	± 10	μA
<b>/</b> IK	Clamp Diode Voltage	Vcc = 2.3V, IIN = - 18mA		_	- 0.7	- 1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
CCL CCH CCZ	Quiescent Power Supply Current	Vcc = 3.6V Vin = GND or Vcc		_	0.1	40	μA
∆Icc	Quiescent Power Supply Current Variation	One input at Vcc – 0.6V, other inputs at Vcc or GND		_	_	750	μA

#### NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

## **BUS-HOLD CHARACTERISTICS**

Symbol	Parameter <sup>(1)</sup>	Test Conditions			Тур. <sup>(2)</sup>	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3.0V	VI = 2.0V	- 75	_	-	μA
Івнь			VI = 0.8V	75	_	_	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	- 45	_	_	μA
Івнь			VI = 0.7V	45	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	± 500	μA
Івньо							

#### NOTES:

1. Pins with Bus-hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

NFW16link

# **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test (	Test Conditions <sup>(1)</sup>			Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc - 0.2	_	٧
		Vcc = 2.3V	IOH = -4mA	1.9	_	
			IOH = -6mA	1.7	_	
		Vcc = 2.7V	IOH = -4mA	2.2	_	
			IOH = -8mA	2	_	
		Vcc = 3.0V	IOH = -6mA	2.4	_	
			I <sub>OH</sub> = - 12mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	I <sub>OL</sub> = 4mA	_	0.4	
			IOL = 6mA	_	0.55	
		Vcc = 2.7V	IoL = 4mA	_	0.4	
			I <sub>OL</sub> = 8mA	-	0.6	
		Vcc = 3.0V	IOL = 6mA	_	0.55	
			IOL = 12mA	_	0.8	

#### NOTE:

# OPERATING CHARACTERISTICS, $T_A = 25$ °C

			$Vcc = 2.5V \pm 0.2V$	$Vcc = 3.3V \pm 0.3V$	
Symbol	Parameter	Test Conditions	Typical	Typical	Unit
CPD	Power Dissipation Capacitance	CL = 0pF, f = 10Mhz	142	172	pF
	Outputs enabled				μг
CPD	Power Dissipation Capacitance		115	129	nГ
	Outputs disabled				pF

<sup>1.</sup> VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = -40°C to +85°C.

# SWITCHING CHARACTERISTICS (1)

		Vcc = 2.	5V ± 0.2V	Vcc :	= 2.7V	Vcc = 3.3	V ± 0.15V	Vcc = 3.3	3V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fclock	Clock Frequency	_	95	_	115	_	135	_	135	MHz
tplh	Propagation Delay	2.3	7.7	_	6.9	2.3	5	2.2	5.8	ns
tphl	CLK to xBx									
tplh	Propagation Delay	1.9	6.4	_	5.8	2	4	2	5.2	ns
tphl	CLK to Ax									
tpzh	Output Enable Time	2.5	7.7	_	6.9	2.3	5	2.3	5.8	ns
tpzl	CLK to xBx									
tpzh	Output Enable Time	2.2	6.7	_	6	2.1	4.3	2.1	5.3	ns
tpzl	CLK to Ax									
tphz	Output Disable Time	3.3	8.1	_	6.7	2.3	5.3	2.4	6	ns
tplz	CLK to xBx									
tphz	Output Disable Time	2.7	8	_	6.2	2.2	5.4	2.1	6	ns
tplz	CLK to Ax									
tsu	Set-Up Time, Ax data before CLK↑	1.4	_	1.4	_	0.9	_	1	_	ns
tsu	Set-Up Time, Bx data before CLK↑	1.6	_	1.5	_	1	_	1.1	_	ns
tsu	Set-Up Time, SEL before CLK↑	0.8	_	1.1	_	1.3	_	1.3	_	ns
tsu	Set-Up Time, CLKENA1 or CLKENA2 before CLK↑	0.8	_	1	_	0.7	_	0.8	_	ns
tsu	Set-Up Time, OEBx or OEA before CLK↑	1.7	_	1.6	_	1.1	_	1.2	_	ns
tн	Hold Time, Ax data after CLK↑	0.9	_	0.9	_	1.1	_	1.2	_	ns
tн	Hold Time, Bx data after CLK↑	0.8	_	0.6	_	0.8	_	1	_	ns
tн	Hold Time, SEL after CLK↑	1.1	_	0.8	_	1.6	_	1.7	_	ns
tн	Hold Time, CLKENA1 or CLKENA2 after CLK↑	1.4	_	1	_	1.4	_	1.6	_	ns
tн	Hold Time, OEBx or OEA after CLK↑	0.9	_	0.8	_	1	_	1.2	_	ns
tw	Pulse Width, CLK HIGH or LOW	5.2	_	4.3	_	3.3	_	3.3	_	ns
tsk(o)	Output Skew <sup>(2)</sup>	_	_	_	_	_	500	_	500	ps

#### NOTES:


- 1. See test circuits and waveforms.  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ .
- 2. Skew between any two outputs of the same package and switching in the same direction.

## **TEST CIRCUITS AND WAVEFORMS**

## **TEST CONDITIONS**

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	$Vcc^{(1)} = 2.7V$	$Vcc^{(2)} = 2.5V \pm 0.2V$	Unit
VLOAD	6	6	2 x Vcc	V
VIH	2.7	2.7	Vcc	V
VT	1.5	1.5	Vcc/2	V
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF
	•	·-		NEW16link

## **TEST CIRCUITS FOR ALL OUTPUTS**



**DEFINITIONS:** 

ALVC Link

CL= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zou⊤ of the Pulse Generator.


#### NOTES:

- 1. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.

#### **SWITCH POSITION**

Test	Switch
Open Drain	Vload
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open
	MEW/16link

OUTPUT SKEW - TSK (X)




tsk(x) = |tplh2 - tplh1| or |tphl2 - tphl1|

ALVC Link

#### NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

## **PROPAGATION DELAY**



### **ENABLE AND DISABLE TIMES**






 Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


# **SET-UP, HOLD, AND RELEASE TIMES**



#### **PULSE WIDTH**



## ORDERING INFORMATION





**CORPORATE HEADQUARTERS** 

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com\*