

# 3.3V CMOS 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD

#### IDT74ALVCH162260

#### **FEATURES:**

- 0.5 MICRON CMOS Technology
- Typical tsk(0) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
   > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP, and 0.40mm pitch TVSOP packages
- Extended commercial range of 40°C to + 85°C
- $Vcc = 3.3V \pm 0.3V$ , Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- Vcc = 2.5V  $\pm$  0.2V
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin

#### **Drive Features for ALVCH162260:**

- High Output Drivers: ± 24mA (A port)
- Balanced Output Drivers: ± 12mA (B port)

#### **APPLICATIONS:**

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

#### **DESCRIPTION:**

This multiplexed D-type latch is built using advanced dual metal CMOS technology. The ALVCH162260 is used in applications in which two


separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or businterface applications. This device also is useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions. The OE1B and OE2B control signals also allow bank control in the A-to-B direction. Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latchenable input is returned high.

The ALVCH162260 has series resistors in the device output structure of the "B" port which will significantly reduce line noise when used with light loads. This driver has been designed to drive  $\pm 12$ mA at the designated threshold levels. The "A" port has a  $\pm 24$ mA driver.

The ALVCH162260 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.


# **Functional Block Diagram**



#### **EXTENDED COMMERCIAL TEMPERATURE RANGE**

**MARCH 1999** 

#### PIN CONFIGURATION



SSOP/ TSSOP/TVSOP **TOP VIEW** 

#### ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage	- 0.5 to + 4.6	٧
	with Respect to GND		
VTERM(3)	Terminal Voltage	– 0.5 to	٧
	with Respect to GND	Vcc + 0.5	
Tstg	Storage Temperature	- 65 to + 150	°C
Іоит	DC Output Current	- 50 to + 50	mA
lik	Continuous Clamp Current,	± 50	mA
	Vi < 0 or Vi > Vcc		
Іок	Continuous Clamp Current, Vo < 0	- 50	mA
Icc	Continuous Current through	±100	mA
Iss	each Vcc or GND		

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

## **CAPACITANCE** ( $T_A = +25^{\circ}C$ , f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	7	pF
Соит	Output Capacitance	Vout = 0V	7	9	pF
CI/O	I/O Port Capacitance	VIN = 0V	7	9	pF
NOTE:					NEW16link

1. As applicable to the device type.

# FUNCTION TABLES<sup>(1)</sup> B TO A $\overline{(OE1B)} = \overline{OE2B} = H$

		Output				
1Вх	2 <b>B</b> x	SEL	LE1B	LE2B	OEA	Ax
Н	Х	Н	Н	Χ	L	Н
L	Χ	Н	Н	Χ	L	L
Χ	Χ	Н	L	Χ	L	A <sub>0</sub> <sup>(2)</sup>
Χ	Н	L	Χ	Н	L	Н
Х	L	L	Χ	Н	L	L
Х	Χ	L	Χ	L	L	A <sub>0</sub> <sup>(2)</sup>
Х	Χ	Χ	Χ	Χ	Н	Z

# FUNCTION TABLES (cont'd) A TO B (OEA = H)

		Inputs			Out	puts
Ax	LEA1B	LEA2B	OE1B	OE2B	1Вх	2Bx
Н	Н	Н	L	L	Н	Н
L	Н	Н	L	L	L	L
Н	Н	L	L	L	Н	2B <sub>0</sub> <sup>(2)</sup>
L	Н	L	L	L	L	2B <sub>0</sub> <sup>(2)</sup>
Н	L	Н	L	L	1B <sub>0</sub> <sup>(2)</sup>	Н
L	L	Н	L	L	1B <sub>0</sub> <sup>(2)</sup>	L
Х	L	L	L	L	1B <sub>0</sub> <sup>(2)</sup>	2B <sub>0</sub> <sup>(2)</sup>
Х	Х	Х	Н	Н	Z	Z
Х	Х	Χ	L	Н	Active	Z
Х	Х	Х	Н	L	Z	Active
Х	Χ	Χ	L	L	Active	Active

#### NOTES:

- 1. H = HIGH Voltage Level
  - L = LOW Voltage Level
  - X = Don't Care
  - Z = High-Impedance
- 2.  $A_0$ ,  $xB_0$  = Level of A or xB before the indicated steady-state input conditions were established.

#### **PIN DESCRIPTION**

Pin Names	I/O	Description
Ax	I/O	Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus. <sup>(1)</sup>
1Вх	I/O	Bidirectional Data Port 1B. Connected to the even path or even bank of memory. (1)
2Bx	I/O	Bidirectional Data Port 2B. Connected to the odd path or odd bank of memory. (1)
LEA1B	Ι	Latch Enable Input for A-1B Latch. The Latch is open when LEA1B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LEA1B.
LEA2B		Latch Enable Input for A-2B Latch. The Latch is open when LEA2B is HIGH. Data from the A-port is latched on the HIGH to LOW transition of LEA2B.
LE1B	I	Latch Enable Input for 1B-A Latch. The Latch is open when LE1B is HIGH. Data from the 1B port is latched on the HIGH to LOW transition of LE1B.
LE2B	I	Latch Enable Input for 2B-A Latch. The Latch is open when LE2B is HIGH. Data from the 2B port is latched on the HIGH to LOW transition of LE2B.
SEL	I	1B or 2B Path Selection. When HIGH, SEL enables data transfer from 1B Port to A Port. When LOW, SEL enables data transfer from 2B Port to A Port.
ŌĒĀ	I	Output Enable for A Port (Active LOW).
OE1B	1	Output Enable for 1B Port (Active LOW).
OE2B	I	Output Enable for 2B Port (Active LOW).

#### NOTE:

1. These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = - 40° C to +85° C

Symbol	Parameter	Test C	onditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V	Vcc = 2.3V to 2.7V		_	_	٧
		Vcc = 2.7V to 3.6V		2	_	-	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
Іін	Input HIGH Current	Vcc = 3.6V	VI = VCC	_	_	± 5	μA
lıL	Input LOW Current	Vcc = 3.6V	VI = GND	_	_	± 5	
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = Vcc	_	_	± 10	μA
lozl	(3-State Output pins)		Vo = GND	_	_	± 10	μA
Vıĸ	Clamp Diode Voltage	VCC = 2.3V, IIN = - 18mA		_	- 0.7	- 1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL		Vcc = 3.6V		_	0.1	40	μA
Іссн	Quiescent Power Supply Current	VIN = GND or Vcc					
Iccz							
Δlcc	Quiescent Power Supply	One input at Vcc - 0.6V,		_		750	μA
	Current Variation	other inputs at Vcc or GND					NEW16lir

#### NOTE:

#### **BUS-HOLD CHARACTERISTICS**

		Test Conditions		Typ. <sup>(2)</sup>	Max.	Unit
Bus-Hold Input Sustain Current	VCC = 3.0V	VI = 2.0V	<b>-</b> 75	_	-	μΑ
		VI = 0.8V	75	_	_	
Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	- 45	_	_	μA
		VI = 0.7V	45	_	_	
Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	± 500	μA
						NEW16link
ı	Bus-Hold Input Sustain Current	Bus-Hold Input Sustain Current Vcc = 2.3V	Bus-Hold Input Sustain Current	Bus-Hold Input Sustain Current	Bus-Hold Input Sustain Current	$V_{\rm I} = 0.8V \qquad 75 \qquad - \qquad - \\ Bus-Hold Input Sustain Current \qquad Vcc = 2.3V \qquad V_{\rm I} = 1.7V \qquad -45 \qquad - \qquad - \\ V_{\rm I} = 0.7V \qquad 45 \qquad - \qquad - \qquad - $

#### **NOTES**

- 1. Pins with Bus-hold are identified in the pin description.
- 2. Typical values are at VCC = 3.3V, +25°C ambient.

<sup>1.</sup> Typical values are at Vcc = 3.3V, +25°C ambient.

# **OUTPUT DRIVE CHARACTERISTICS (A PORT)**

Symbol	Parameter	Test	Conditions <sup>(1)</sup>	Min.	Max.	Unit
′он	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	IOH = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	IOH = - 24mA	2	_	
OL	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		Vcc = 3.0V	IOL = 24mA	_	0.55	

#### NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

## **OUTPUT DRIVE CHARACTERISTICS (B PORT)**

Symbol	Parameter	Test Co	nditions <sup>(1)</sup>	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	IOH = -4mA	1.9	_	
			IOH = -6mA	1.7	_	
		Vcc = 2.7V	IOH = -4mA	2.2	_	
			IOH = -8mA	2	_	
		Vcc = 3.0V	IOH = -6mA	2.4	_	
			IOH = - 12mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA		0.2	V
		Vcc = 2.3V	IoL = 4mA		0.4	
			IoL = 6mA	ı	0.55	
		Vcc = 2.7V	IoL = 4mA		0.4	
			IoL = 8mA		0.6	
		Vcc = 3.0V	IoL = 6mA	_	0.55	
			IoL = 12mA	_	0.8	

#### NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to + 85°C.

# OPERATING CHARACTERISTICS, $T_A = 25$ °C

			Vcc = 2.5V ± 0.2V	Vcc = 3.3V ± 0.3V	
Symbol	Parameter	Test Conditions	Typical	Typical	Unit
CPD	Power Dissipation Capacitance per latch Outputs enabled	CL = 0pF, f = 10Mhz	37	41	pF
CPD	Power Dissipation Capacitance per latch Outputs disabled		4	7	pF

# SWITCHING CHARACTERISTICS (FOR A AND B PORTS)(1)

		Vcc = 2	.5V ± 0.2V	Vcc	= 2.7V	Vcc = 3.	3V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fmax		150	_	150	_	150	_	MHz
tplh	Propagation Delay	1	5.9	_	5.8	1.2	4.9	ns
<b>t</b> PHL	Ax to 1Bx or Ax to 2Bx							
tplh	Propagation Delay	1	5.7	_	5.1	1.2	4.3	ns
<b>t</b> PHL	1Bx to Ax or 2Bx to Ax							
tplh	Propagation Delay	1	5.6	_	5.2	1	4.4	ns
tphl	LExB to Ax							
tPLH	Propagation Delay	1	6.1	_	5.9	1	5	ns
tphl	LEA1B to 1Bx or LEA2B to 2Bx							
tplh	Propagation Delay	1	6.9	_	6.6	1.1	5.6	ns
tphl	SEL to Ax							
tpzh	Output Enable Time	1	6.7	_	6.4	1	5.4	ns
tpzl	OEA to Ax							
tpzh	Output Enable Time	1	7.2	_	7.1	1	6	ns
tpzl	OE1B to 1Bx or OE2B to 2Bx							
tphz	Output Disable Time	1	5.7	_	5	1.3	4.6	ns
tplz	OEA to Ax							
tphz	Output Disable Time	1	6.2	_	5.5	1.3	5.1	ns
tplz	OE1B to 1Bx or OE2B to 2Bx							
tsu	Set-Up Time, data before LE1B, LE2B,	1.4	_	1.1	_	1.1	_	ns
	LEA1B, or LEA2B							
tн	Hold Time, data after LE1B, LE2B, LEA1B,	1.6	_	1.9	_	1.5	_	ns
	or LEA2B							
tw	Pulse Duration, LE1B, LE2B, LEA1B, or	3.3	_	3.3	_	3.3	_	ns
	LEA2B HIGH							
tsk(o)	Output Skew <sup>(2)</sup>		_	_	_	_	500	ps

#### NOTES:


- 1. See test circuits and waveforms. TA = -40°C to + 85°C.
- 2. Skew between any two outputs of the same package and switching in the same direction.

#### **TEST CIRCUITS AND WAVEFORMS:**

#### **TEST CONDITIONS**

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	$Vcc^{(1)} = 2.7V$	$Vcc^{(2)} = 2.5V \pm 0.2V$	Unit
VLOAD	6	6	2 x Vcc	٧
VIH	2.7	2.7	Vcc	٧
VT	1.5	1.5	Vcc/2	٧
VLZ	300	300	150	mV
VHZ	300	300	150	mV
CL	50	50	30	pF NEW16link

#### **TEST CIRCUITS FOR ALL OUTPUTS**



#### **DEFINITIONS:**

CL= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.


#### NOTES:

- 1. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.

#### SWITCH POSITION

Switch
Vload
GND
Open NFW16link

OUTPUT SKEW - TSK (x)



tsk(x) = |tplh2 - tplh1| or |tphl2 - tphl1|


ALVC Link

ALVC Link

#### NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

#### PROPAGATION DELAY



#### **ENABLE AND DISABLE TIMES**






Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


# SET-UP, HOLD, AND RELEASE TIMES



#### **PULSE WIDTH**



#### ORDERING INFORMATION





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.